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Abstract
The parameter-independent design of Phase-Locked
Loops (PLLs) is investigated for the case that a bang-
bang  phase-detector is used. Two self-biased CMOS
PLL structures are proposed and compared, one leading
to a completely parameter- and frequency independent
behavior. If the PLL frequency operation is constant
and known in advance, however, both structures can be
made independent of the transistor Vt and b parameters.
1. Introduction
Phase-locked loops are a basic element of clock and
data recovery circuits. In order to achieve low jitter,
the loop behavior should not depend on variations of
any process parameters, and ideally, should also not
change with frequency. In the case of High Energy
Physics applications, the devices frequently undergo
high radiation doses leading to substantial deviations of
MOS transistor parameters, especially Vt and •. Hence
a loop behavior independent of these parameters is
desirable. A fully self-biased PLL using a standard
phase-frequency detector can be found in [1]. In some
applications, e.g. clock recovery, the use of a bang-
bang phase detector is more appropriate.
This paper investigates how two different CMOS ring
oscillator structures, most often used in current PLLs
[1][3][4], can be used to achieve process parameter
independence. The first structure uses a simple MOS
transistor as voltage-controlled resistor, the second uses
a “symmetrical load”, consisting of two equally sized
MOS transistors.
2. Bang-Bang Phase Detector PLLs
A typical charge-pump PLL is shown in Fig. 1. A
bang-bang phase detector consists in the simplest case
of a balanced flip-flop. The input signal is thus
sampled by the VCO signal, and the decision (either
early or late) is
derived.
C
R
Charge
pump
Phase-
detector VCO
Loop filter
Vcfref
fout
D Q
early/
late
  Fig. 1.  A typical charge-pump PLL with a bang-bang phase-
detector.
In contrast to a phase-frequency detector giving a
signal proportional to the phase difference between the
input signal and the VCO signal, the decision of a
bang-bang phase detector is purely binary, leading to a
non-linear loop behavior. The bang-bang phase-
detector output usually controls a charge-pump, i.e. a
bi-directional current source, steering a constant
current in and out the loop filter. The loop filter
typically consists of a capacitance and a resistor
providing the integral part and the proportional part of
the loop filter response, respectively.
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   Fig. 2. Typical VCO control voltage behavior using a bang-
bang phase detector and an RC-loop filter.
A typical behavior of the VCO control voltage V
c
 can
be seen in Figure 2. Since the changes in the control
voltage are small, the changes in the loop delay of the
VCO are proportional to DV
c
:
c
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Assuming a constant charge-pump current I
cp and a
cycle time T, the voltage change stemming from the
proportional part of the loop filter is
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p
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and the voltage change from the integral part is
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The overall change of the loop period during one cycle
calculates to
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3. Parameter Independent Loop Behavior
There are two different levels of parameter
independence: While the first guarantees a parameter
independent loop behavior for only a single frequency,
the other, stricter one, guarantees independence for all
frequencies. In order to achieve stability in a bang-
bang PLL, the ratio of the proportional part to the
integral part should be well defined [2]. Hence the first
principle of parameter independence for a PLL in a
bang-bang configuration can be stated as the following:
constant/ =∆∆ ip TT , (5)
for at least one operation frequency,  independent of
any changes in Vt, • etc.
The second principle also demands
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It can be noted from eqs. (2) and (3) that – in contrast
to the proportional part - the integral part of the loop
filter response is dependent on the loop cycle time T.
Hence, achieving frequency independence is not
possible with a simple RC-loop filter.
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   Fig. 3. VCO using single MOS-transistor as VCR.
4. Case A: VCO with simple VCR
The first oscillator structure [3] [4] under investigation
can be seen in figure 3. The frequency is controlled via
the gate-source voltage of a PMOS transistor in the
triode region being used as a voltage controlled
resistor.  A replica bias circuit keeps the voltage swing
constant. It was verified in SPICE-simulations that the
relationship between cycle time T and control voltage
V
c
 is fairly accurately given by
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C
tcp VV
T
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which can also be derived using a simple analytical
model for a pMOS transistor with device trans-
conductance bp and threshold voltage Vt.
Taking the derivative of eq. (7) gives the linearized
dependence between control voltage and loop delay
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   Fig. 4. Charge pump current extraction circuit.
Dividing eq. (8) by the cycle time T and substituting
the expression from eq. (7) gives the relative delay
sensitivity with respect to the control voltage,
t
V
c
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. (9)
It can be seen that the relative delay sensitivity only
depends on the process parameter Vt. To fulfill the
requirements of frequency-independence, the following
expressions, derived from eqs. (1)-(3) and (9), have to
be constant:
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Solving both equations for the charge pump current I
cp
results in
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as the required currents for the proportional part and
the integral part, respectively.
Substituting the expression for T from eq. (7) in the
expression for the desired current in the integral part,
eq. (13),  results in
,)( 2tcicp VVkI −⋅⋅= β (14)
which is just the well known equation describing the
quadratic drain current-vs.-Vgs-behavior in a long-
channel MOS transistor.
5. Fully Process and frequency independent
PLL structure
Hence, by deriving the charge pump current from a
current source controlled by the loop control voltage V
c
as shown in figure 4, a process and frequency
independent biasing scheme is obtained for the integral
part of the loop response.
To achieve the same frequency-independence for the
proportional part the following scheme can be used.
The resistor in the loop filter is omitted and the phase
detector is extended, as shown in Fig. 5, in order to
signal when a decision change has occurred (A “late”
after a sequence of “early” decision, or vice versa,). In
the case of a decision change the charge-pump uses a
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   Fig. 5. The early/late difference detection circuit.
current I
cp’ = • Icp, where a is a constant corresponding
to the ratio of the proportional part to the integral part
of the loop response. Figure 6 shows the behavior of
the control voltage when this scheme is used.
It should be noted that the proposed structure has also
beneficial properties with respect to noise coupling to
the oscillator, since the control voltage is now directly
connected to the high-valued loop-filter capacitance.
6. Case B: VCO with “symmetrical load”
structure
Figure 7 shows the second structure under
investigation, using “symmetrical load” elements [1] as
voltage controlled resistors. The voltage swing in the
delay elements is regulated by a replica bias circuit in
order to be the same as the VCO control voltage V
c
.
A formula describing the relationship between control
voltage V
c
 and cycle time as T 1/(V
c
-Vt) can be found
in [1]. SPICE-Simulations of the oscillator showed,
however, that this formula becomes inaccurate for
small values of V
c
-Vt. Using
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to describe the T-vs.-V
c
 relationship gives fairly
accurate results, as can be seen in Figure 8.
Calculating the relative delay sensitivity from eq. (15)
results in:
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Apparently, this formula is much less tractable than
eq. (7). Nevertheless, it turns out that for a broad range
of frequencies eq. (15) can be approximated by:
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where g is a constant in the interval [1.4..1.8], depen-
ding on the expected ranges of V
c
, Vt and Vdd of a given
VCO.
Solving again for I
cp gives:
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  Fig. 6. The VCO control voltage behavior using an
early/late difference detection circuit.
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   Fig. 7. VCO structure using symmetrical loads.
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voltage Vc in a symmetrical load VCO.
Replacing T from eq. (15) now results in:
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which cannot be achieved by a simple circuit. Hence, if
frequency independent biasing has to be considered,
structure A should be used.
7. Process independent biasing for a single
frequency
If, however, the operation frequency is known in
advance, both structures can equally be used together
with the simple RC-loop filter described above. As
equations  (12), (13), and (18), (19) show, the required
charge pump current I
cp is in any case proportional to
(V
c
-Vt).  To measure Vc-Vt, the circuit shown in Fig. 9
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   Fig. 9. Simple V
c
-Vt  extraction circuit.
can be used in the simplest case. Assuming a wide
PMOS transistor, its gate-source voltage will be very
close to Vt, producing a current:
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In order to achieve higher accuracy, a structure with a
differential amplifier can be used.
Substituting the expression for I
cp from eq. (21) in
eqs.(10) and (11) gives
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where the cycle time T now is constant and known in
advance.
Hence, the proportional change per cycle can be very
accurately predicted, since it depends on a ratio of
matched resistors. Although independent of variations
in Vt and •, the predictability of the integral change per
cycle is now determined by the process tolerances of
the available resistors and capacitors in a given
technology. Since many technologies today provide
quite narrow tolerances for these parameters (within
the +/-10% range) this is not a major handicap.
8. Conclusions
In this paper we presented methods to achieve
parameter-independent biasing in bang-bang phase-
locked loops for two basic differential oscillator
structures. For the structure using a single transistor as
voltage controlled resistor, we proposed a PLL
architecture which achieves full process- and frequency
independence by deriving the charge pump current
from the loop control voltage and by extending the
phase-detector to signal a decision change.
 The structure using symmetrical load elements proved
to be less suitable for the requirements of full process-
and frequency independence caused by its more
complicated relationship between cycle time and
control voltage. By reducing the requirements of the
PLL to work at only one frequency we could show that
choosing a charge-pump current proportional to V
c
 - Vt
leads to independence of transistor parameter
variations.
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